project engineering interns

  • Bekasi
  • Schneider Electric
  • Design LV electrical Create drawing GA SLD schematic, making BOM and SR Qualifications A must active student university status with max semester 8 * Willing to be place in Cikarang Plant for 6 months length Schedule: Part-time Req: 00926O